



Doc. Number:

☐ Tentative Specification
☐ Preliminary Specification
Approval Specification

# MODEL NO.: N156HCA SUFFIX: EAB Rev.C2

SIGNATURE
firmation with your

	Approved By	Checked By	Prepared By
ĺ	許君逑	龔恬永	胡峰
Į			

Version 3.3 10 May 2022 1 / 50





## **CONTENTS**

1. GENERAL DESCRIPTION	4
	4
	5
	5
	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT.	6
	7
	7
	8
	8
	8
	10
	ON10
	ON12
4.3.3 BACKLIGHT UNIT	14
	MING SPECIFICATIONS15
The state of the s	17
	20
	20
	20
	24
	25
7.1 MODULE LABEL	25
7.2 CARTON	26
7.3 PALLET	27
7.4 UN-PACKAGING METHOD	28
8. PRECAUTIONS	29
8.1 HANDLING PRECAUTIONS	29
8.2 STORAGE PRECAUTIONS	29
8.3 OPERATION PRECAUTIONS	29
11	30
	33
Appendix. SYSTEM COVER DESIGN GUIDANC	E37
	L46
Version 3.3	10 May 2022 <b>2 / 50</b>

The copyright belongs to InnoLux. Any unauthorized use is prohibited.





#### REVISION HISTORY

Version	Date	Page	Description
0.0	Oct. 27, 2020	All	Spec Ver.0.0 was first issued.
0.1	Dec. 04, 2020	All	Spec Ver.0.1 was first issued.
		10	4.3.1 LCD ELETRONICS SPECIFICATION Ripple Voltage was updated
		33~35	Appendix. OUTLINE DRAWING was updated
		36~43	Appendix. SYSTEM COVER DESIGN GUIDANCE was updated
1.0	Jan.06, 2021	All	Spec Ver.1.0 was first issued.
		4	1.2 GENERAL SPECIFICATIONS of Special Function was updated
		25	7.1 MODULE LABEL of INX Version from xx change to C2
		30~32	Appendix. EDID DATA STRUCTURE was updated
		33	Appendix. OUTLINE DRAWING was updated
1.1	Jan.14, 2021	All	Spec Ver.1.1 was first issued.
		10	4.3.1 LCD ELETRONICS SPECIFICATION add Note(6) for Ripple Voltage
3.0	Jan.26, 2021	All	Spec Ver.3.0 was first issued.
		10	The Mosaic and Black pattern of Power Supply Current was updated in 4.3.1 LCD ELETRONICS SPECIFICATION
3.1	May.06, 2021	All	Spec Ver.3.1 was first issued.
		5	2.1 CONNECTOR TYPE was updated
3.2	Dec.21, 2021	All	Spec Ver.3.1 was first issued.
		30~32	Appendix. EDID DATA STRUCTURE was updated by Byte 53~63
3.3	May,10, 2022	All	Spec Ver.3.6 was first issued.
		12	4.3.2 LED CONVERTER SPECIFICATION of Converter Inrush Current was updated

Version 3.3 10 May 2022 3 / 50





#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N156HCA-EAB is a 15.6" (15.547" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD AAS mode and can display 16.7M colors.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	15.6" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	<u></u>	-
Display Colors	16,777,216	color	-
Color depth	6bit+Hi-FRC		
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Color Gamut	45%	NTSC	typ
Luminance, White	250	Cd/m2	
Response Time	Typ:TR 14 / Tr 11	ms	
Contrast Ratio	Typ:1000/Min:800		
Border size(L/R/U)	3.25/3.25/3.25	mm	
View Angle(U/D/R/L)	89/89/89	Deg	
Blacklight Unit	40LEDs, strings 10, parallel 4		
Electrical Interface	eDP1.2		
RoHs Compliance	Yes		
Power Consumption	Total 4.158 W (Max.)@cell 0.858 W (Max.), BL 3.3	W(Max.)	
Special Function	G-sync DD (Not support) G-sync nVSR (Not support) Free-sync (Not support) Static DRRS (Not support) Seamless DRRS(sDRRS) Not support) PSR Version(PSR1 or PSR2) (Not support) PSR 1+ sDRRS(Not support) PSR 2+ LRR(Not support) CABC(Not support)		

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2$  °C, whereas mosaic pattern is displayed.

Note (2) Display port interface signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2 (eDP1.2). There are many optional items described in eDP1.2. If some optional item is requested, please contact us.

Version 3.3 10 May 2022 4 / 50





#### 2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	350.36	350.66	350.96	mm	(4)
Module Size	Vertical (V)	204.95	205.25	205.55	mm	(1) (2)
	Thickness (T)	-	3.05	3.20	mm	(2)
Active Area	Horizontal	-	344.16	-	mm	
Active Area	Vertical	-	193.59	-	mm	
Weight		-	350	365	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



#### 2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.:  $1^{st}$  IPEX-20455-030E-12 ,  $2^{nd}$  JAE-HD2S030HA3

or follow customer approval connector vender list

User's connector Part No: I-PEX-20453-030E-03

#### **Customer approval connector vender list**

tem Discription					ion		
	Item	Pin數	Pitch	廠商	廠商料號		
					20455-040E-02/12		
				I-PEX	20455-040E-76/66		
					20765-040E-11		
				Starconn	111A40-0000RA-G3		
				STM	MSAK24025P40		
				Тусо	5-2069716-3		
	1	40	0.5	LSMtrom	GT05Q-408-10H		
				Foxconn	GS13401-1S10S-7H		
				JAE	HD1S040HA1		
LCD Panel Connector Pool					HD1S040HA2		
					HD1S040HA3		
						UJU	ISO50-L40B-C10
				MOLEX	MOLEX -104062-4011		
				I-PEX	20455-030E-02/12		
					20455-030E-76/66		
					20765-030E-11		
				Starconn	300E30-0010RA-G3		
	2	30	0.5		HD2S030HA1		
		~	0.5	JAE	HD2S030HA2		
					HD2S030HA3		
				LSMtrom	GT05 Q-308-H10-MN		
				STM	MSAK 240 25P30		
				UJU	ISO50-L30B-C10		
	3	40	0.4	I-PEX	20682-040E-02		

Version 3.3 10 May 2022 5 / 50




#### 3. ABSOLUTE MAXIMUM RATINGS


#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol		lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)
Shock (Non-Operating)	S <sub>NOP</sub>		220/2	G/ms	(3),(4),(5)
Vibration (Non-Operating)	$V_{NOP}$		1.5	G	(3),(4),(6)

- Note (1) (a) 90 %RH Max. (Ta < 40  $^{\circ}$ C).
  - (b) Wet-bulb temperature should be 39  $^{\circ}\text{C}$  Max.
  - (c) No condensation.

Note (2) The temperature of panel surface should be 0  $^{\circ}$ C min. and 60  $^{\circ}$ C max.





- Note (3) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (4) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.
- Note (5) half sine wave,1 time for each direction of ±X,±Y,±Z
- Note (6) 10-500 Hz, Sine wave, 30 min/cycle, 1 cycle for each X, Y, Z

Version 3.3 10 May 2022 6 / 50







### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note	
item	Cymbol	Min.	Max.	Oill	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".


Version 3.3 10 May 2022 7 / 50





## 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	vccs	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	

8 / 50 Version 3.3 10 May 2022

The copyright belongs to InnoLux. Any unauthorized use is prohibited.






f

### PRODUCT SPECIFICATION

30	NC	No Connection (Reserved for INNOLUX test)	
29	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
26	LED_VCCS	BL Power	

Note (1) The first pixel is odd as shown in the following figure.



**PCBA** 

Version 3.3 10 May 2022 9 / 50





### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Daramete		Cymbal		Value		Unit	Note	
Paramete	er i	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)-	
Ripple Voltage		$V_{RP}$	-	-	100	mV	(1),(6)	
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)	
	Black			220	250	mA	(3)	
Power Supply Current	Mosaic	lcc		225	260	mA	(3)a	
	Solid Pattern			400	450	mA	(3)b	
HPD Impedance		R <sub>HPD</sub>	30K			ohm	(4)	
HDD	High Level		2.25	-	3.6	V	(5)	
HPD	Low Level		0	-	0.4	V	(5)	

Note (1) The ambient temperature is Ta =  $25 \pm 2$  °C.

Note (2)  $I_{\text{RUSH}}$ : the maximum current when VCCS is rising

 $\ensuremath{I_{\text{IS}}}\xspace$  the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




VCCS r-eDP Display

0.5ms

Version 3.3 10 May 2022 10 / 50








Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and  $f_v$  = 60 Hz, whereas a specified power dissipation check pattern is displayed

#### a. Mosaic Pattern



- b. The solid pattern is the largest one of R/G/B pattern.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.
- Note (6) The VCCS voltage drop will occur at the frame start. We only consider the ripple voltage during active area instead of the blanking area. Meanwhile,the min VCCS need to meet "Power Supply Voltage" criteria.

Version 3.3 10 May 2022 11 / 50






#### 4.3.2 LED CONVERTER SPECIFICATION

Doros	t	Company of		Value		l lmit	Niete
Parar	meter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ırrent	ILED <sub>RUSH</sub>	-	0.914	1.097	Α	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN I	mpedance	R <sub>LED_EN</sub>	30K -	-		ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
Pyvivi Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Im	pedance	$R_{PWM}$	30K -			ohm	(4)
PWM Control Duty Ratio			5		100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp			100	mV	
PWM Control Frequency		f <sub>PWM</sub>	190	-	10K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	-	262	275	mA	(3)

Note (1) ILED $_{\text{RUSH}}$ : the maximum current when LED $_{\text{LED}}$ VCCS is rising,

 $\ensuremath{\mathsf{ILED}_{\mathsf{IS}}}\!:$  the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED\_VCCS = Min, Ta =  $25 \pm 2$  °C, Duty=100%,White pattern.



VLED rising time is 0.5ms

Version 3.3 10 May 2022 12 / 50


13 / 50





Version 3.3


### PRODUCT SPECIFICATION



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{\text{PWM}}$$
 should be in the range 
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$
 
$$N: \text{Integer} \ \ (N\geq 3)$$
 
$$f: \text{Frame rate}$$

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C,  $f_{PWM}$  = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

10 May 2022






#### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Darameter	Cymhol		Value	Llmit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(4)(2)(D. t. (4000))
LED Light Bar Power Supply Current	lL	-	90	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	2.34	2.61	2.7	W	(3)
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) PL = IL ×VL (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  oC and IL = 22.5mA (Per EA) until the brightness becomes  $\leq 50\%$  of its original value.

Version 3.3 10 May 2022 14 / 50






#### 4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


#### 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1) (4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C\_ML\_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.3 10 May 2022 **15 / 50** 






#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	151.6	152.84	154.04	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
	Horizontal Total Time	TH	2230	2250	2260	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

#### INPUT SIGNAL TIMING DIAGRAM




Version 3.3 10 May 2022 16 / 50





#### 4.6 POWER ON/OFF SEQUENCE



Version 3.3 10 May 2022 17 / 50



Delay from LCD,VCCS to black video generation  13 Delay from LCD,VCCS to HPD high Sink 0 200 ms (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 b) is received from the S (see Notes: 2 and 3 below Notes: 2 and 3	Timing Speci	tications:		1		T	Γ
t1 Power rail rise time, 10% to 90%  Delay from LCD,VCCS to black video generation prevents costs until video desire received from the Sink Delay from LCD,VCCS to HPD high to link training initialization  Delay from HPD high to link training duration  Source 0 - ms Sink AUX Channel moperational upon HPI (see Note-4 below)  Link training duration  Source 0 - ms Dependant on Source training protocol Min Accounts for required to the control of the contr	Parameter	Description				Unit	Notes
t2 Delay from LCD,VCCS to black video generation  Sink 0 200 ms incise until valid video is received from the Sink Delay from LCD,VCCS to HPD high to link training initialization  Source 0 - ms Sink AUX Channel m operational upon HPI (see Note 4 below)  Link training initialization  Source 0 - ms Dependant on Source Link capability and in Dependant protocol Min Accounts for require synchronization  Link idle Source 0 - ms Dependant on Source Incine capability and in Dependant on Source Incine capability and in Source Incine protocol Min Accounts for require synchronization  To Delay from valid video data from Source to video on display  Belay from valid video data from Source to backlight on  Source 80* - ms Sink Will no long generate automatic Bivideo Source must assure video is stable: Recommended by IN avoid garbage image.  Delay from backlight off to end of valid video data from Source to backlight off to end of valid video data from Source to video on display  Delay from backlight off to end of valid video data from Source to backlight off to end of valid video data from Source to backlight off to end of valid video data from Source to backlight off to end of valid video data from Source to backlight off to end of valid video data from Source to backlight off to end of valid video data from Source to power off  Delay from end of valid video data from Source to power off  VCCS power rail fall time, 90% to 10% Source 500 - ms - colored to 500 - ms - colored to 500%  LED power rail fall time, 90% to 500 - ms - colored to 500% LED power rail fall time, 90% to 500 - ms - colored to 500% LED power rail fall time, 90% to 500 - ms - colored to 500% LED power rail fall time, 90%	t1		_			ms	-
t3 belay from LCD, VCCS to HPD high to high high  t4 Delay from HPD high to link training initialization  t5 Link training duration  Source 0 - ms Allows for Source to Dependent on Source to Link capability and initialization  t6 Link idle Source 0 - ms Dependent on Source Min Accounts for requestion of Source to Min Accounts for requestion of Source of	t2	Delay from LCD,VCCS to black	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
training initialization  t5 Link training duration  Source 0 - ms Dependant on Source of ms Initialization of Source of Initialization of Source of Initialization of Source of Initialization of Initi	t3	high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
to Link training duration    training protocol    Min Accounts for requestion    Max value allows for source frame    synchronization    Max value allows for source frame    synchronization    Max value allows for sounce    validate video data    from Source to video on display     Bollay from valid video data    from Source to backlight on    Delay from valid video data    from Source to backlight on    Delay from backlight off to end    of valid video data     Delay from backlight off to end    of valid video data     Delay from backlight off to end    of valid video data     Delay from backlight off to end    of valid video data     Delay from backlight off to end    of valid video data     Delay from backlight off to end    of valid video data     Delay from backlight off to	t4		Source	0	-	ms	Allows for Source to read Link capability and initialize
t6 Link idle Source 0 - ms BS-Idle pattern. Max for Source frame synchronization    The pattern of Source	t5	Link training duration	Source	0	-	ms	
t7 Delay from valid video data from Source to video on display  18 Delay from valid video data from Source to video on display  19 Delay from backlight on  19 Delay from backlight off to end of valid video data  10 Source  10 Source Sovere	t6	Link idle	Source	0	-	ms	
t8 Delay from valid video data from Source to backlight on Source 80* - ms video is stable*: Recommended by IN. avoid garbage image.  Source must assure backlight is no longer illuminated. At the end to fivalid video data Source 50* - ms SINK_STATUS bit to 0 (DPCD 00205h, bit and Sink will automat display Black Video. (Notes: 2 and 3 below Recommended by IN. avoid garbage image.  10 Delay from end of valid video data from Source to power off Source 0 500 ms Black video will be displayed after receividle or off signals from Source 111 VCCS power rail fall time, 90% to 10% Source 500 - ms - to 10% Source 12D power rail rise time, 10% Source 0.5 10 ms - to 90% to 90% to Source 0.5 10 ms - to 90% to LED power rail fall time, 90% to Source 0.5 10 ms - to 90% to Source 100 ms - to 90% to 100 ms - to 90% to 90% to Source 100 ms - to 90% t	t7		Sink	0	50	ms	detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t9  Delay from backlight off to end of valid video data  Delay from end of valid video data  Delay from end of valid video data  Delay from end of valid video data  Source  Source  O  Source  O  Source  O  Source  Delay from end of valid video data from Source to power off  to 10%  VCCS power rail fall time, 90% to 10%  Source  Source  Source  O  Source  Delay from end of valid video data from Source to power off  Source  Source  Delay from end of valid video data from Source to power off  Source  Source  Source  O  Source  O  Source  O  Source  O  Source  C  LED power rail fall time, 90% to 90%  LED power rail fall time, 90% to Source  Source  O  Source  S	t8		Source	80*	-	ms	Source must assure display video is stable*: Recommended by INX. To avoid garbage image.
Delay from end of valid video data from Source to power off  VCCS power rail fall time, 90% to 10%  The source of	t9		Source	50*	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
to 10%  to 10%  to 10%  Source	t10		Source	0	500	ms	displayed after receiving idle or off signals from
t <sub>A</sub> LED power rail rise time, 10% Source 0.5 10 ms -  t <sub>D</sub> LED power rail fall time, 90% to Source 0.5 10 ms -	t11		Source	0.5	10	ms	-
to 90%  LED power rail fall time, 90% to Source 0.5 10 ms -	t12	I.	Source	500	_	ms	-
t_ LED power rail fall time, 90% to Source 0 10 ms	t <sub>A</sub>		Source	0.5	10	ms	-
	t <sub>B</sub>	LED power rail fall time, 90% to	Source	0	10	ms	-
t <sub>C</sub> Delay from LED power rising to LED dimming signal Source 1 - ms -	t <sub>C</sub>	Delay from LED power rising to	Source	1	-	ms	-

Version 3.3 10 May 2022 18 / 50

The copyright belongs to InnoLux. Any unauthorized use is prohibited.







$t_D$	to LED power falling	Source	1	ı	ms	-
t <sub>∈</sub>	Delay from LED dimming signal to LED enable signal	Source	0	ı	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.3 10 May 2022 19 / 50





#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	$V_{CC}$	3.3	V			
Input Signal	According to typical v	value in "3. ELECTRICAL CHARACTERISTICS"				
LED Light Bar Input Current	Ι <sub>L</sub>	90	mA			

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-	-	(2), (5),(7)
Response Time		$T_R$		-	14	16	ms	(2) (7)
Response fille	<b>,</b>	$T_F$		-	11	14	ms	(3),(7)
Average Lumina	ance of White	LAVE		212	250	-	cd/m <sup>2</sup>	(4), (6),(7)
Red		Rx	$\theta_x=0^\circ$ , $\theta_Y=0^\circ$		0.590		-	
	Neu	Ry	Viewing Normal Angle		0.350		-	
	Green	Gx	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$				-	
Color	Oreen	Gy	Viewing Normal Angle	Тур –		Typ +	-	(1),(7)
Chromaticity	Blue	CR  T <sub>R</sub> T <sub>F</sub> T <sub>F</sub> nite  LAVE  RX  Ry  Viewing Normal Angle θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle θ <sub>x</sub> =0°, θ <sub>Y</sub> =0° Viewing Normal Angle  RX  By  WX  Wy  CG  CT  42  45  -  44  45  -  44  46  -  10  10  10  10  10  11  14  16  ms  (3) (6) (6) (6) (6) (7)  0.350  0.330  Typ - 0.555  0.03  0.119  0.313  0.119  0.313  0.329  -  (1)  80  89  -  80  89  -  80  89  -  10  11  θ <sub>Y</sub> + θ <sub>Y</sub> -  11  θ <sub>Y</sub> -  12  15  15  15  15  15  15  15  15  15	(1),(1)					
	Dide							
	White		0.313		-			
	VVIIILE	Wy			0.329		-	
NTS	SC	CG		42	45	-	%	(5),(7),(8)
Cross	talk	СТ		-	-	4	%	(5),(7),(9)
	Horizontal	$\theta_{x}$ +		80	89	-		
Viouring Anglo	Tionzoniai	$\theta_{x}$ -	OD>10	80	89	-	%	(1),(5),
Viewing Angle	Vowtinal	$\theta_{Y}$ +	UR≥10	80	89	-	Deg.	(7)
	Vertical	θ <sub>Y</sub> -	1	80	89	-	ms cd/m²	
White Variation of 5 Points		δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	-	-	1.25	-	(5),(6), (7)
White Variation	of 13 Points	δW <sub>13p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	-	-	1.5		(5),(6), (7)


Version 3.3 10 May 2022 **20 / 50** 



Global LCD Panel Exchange Center

### PRODUCT SPECIFICATION





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)





### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




#### Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of White at 5 points

 $\delta W_{5p} = \{Maximum [L (1)~L (5)] / Minimum [L (1)~L (5)]\}*100\%$ 

 $\delta W_{13p} = \{ \text{Maximum [L (1)~L (13)] / Minimum [L (1)~L (13)]} \} *100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.3 10 May 2022 **22 / 50** 





Note (8) Definition of color gamut (C.G%):


C.G%= Area (R, G, B) / Area (R0, G0, B0,)\* 100%

 $R_0,\,G_0,\,B_0$ : CIE1931 coordinates of red, green, and blue defined by NTSC.

R, G, B: CIE1931 coordinates of red, green, and blue in module at 63 gray level.

Area ( $R_0$ ,  $G_0$ ,  $B_0$ ): Area of the triangle defined by coordinate  $R_0$ ,  $G_0$ ,  $B_0$ .

Area(R, G, B): Area of the triangle defined by coordinate R, G, B And just take the part that inside the Area( $R_0$ ,  $G_0$ ,  $B_0$ ), ignoring extension area.




Note (9) Cross Talk (CT):


CT= 
$$\mid Y_B - Y_A \mid / Y_A \times 100\%$$

Where

Y<sub>A</sub>=Luminance of measured location in left figure

Y<sub>B</sub>=Luminance of measured location in right figure





Version 3.3 10 May 2022 23 / 50





#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	
Low Temperature Operation Test	0°C, 240 hours	(4) (2)
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	(1) (2)
High Temperature & High Humidity Storage Test	40°C, 90% RH, 240 hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.3 10 May 2022 **24 / 50** 





#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation. (The model name and revision shown at right side on the label is for customer recognition,

and the left side is for INX internal use.).



N156HCA-EAB Rev. C2




N156HCA-EAB C2



(a) Model Name: N156HCA-EAB

(b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL/CB logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2020~2029

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.





#### 7.2 CARTON

(1)Box Dimensions : 500(L)\*370(W)\*270(H) (2)20 Modules/Carton




Figure. 7-2 Packing method

Version 3.3 10 May 2022 **26 / 50** 





### 7.3 PALLET





Figure. 7-3 Packing method


Version 3.3 10 May 2022 **27 / 50** 





### 7.4 UN-PACKAGING METHOD





Version 3.3 10 May 2022 **28 / 50** 





#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### 8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

Version 3.3

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while

assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

10 May 2022

29 / 50





### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

VESA	Plug & I	Display and FPDI standards.		
Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	08	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	E7	11100111
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	2A	00101010
17	11	Year of manufacture (fixed year code)	1E	00011110
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	28	00101000
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	65	01100101
27	1B	Rx=0.59	97	10010111
28	1C	Ry=0.35	59	01011001
29	1D	Gx=0.33	54	01010100
30	1E	Gy=0.555	8E	10001110
31	1F	Bx=0.153	27	00100111
32	20	By=0.119	1E	00011110
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	0000001

Version 3.3 10 May 2022 **30 / 50** 

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

**②** 





## PRODUCT SPECIFICATION

Byte #				
(de simel)	2A	Standard timing ID # 2	01	00000001
(decimal) 42	2B	Standard timing ID # 3 Standard timing ID # 3	01	00000001
43	2C	Standard timing ID # 3	01	00000001
44	2D	Standard timing ID # 4	01	00000001
45	2E	Standard timing ID # 5	01	00000001
46	2F	Standard timing ID # 5	01	00000001
47	30	Standard timing ID # 6	01	00000001
48	31	Standard timing ID # 6	01	00000001
49	32	Standard timing ID # 7	01	00000001
50	33	Standard timing ID # 7	01	00000001
51	34	Standard timing ID # 8	01	00000001
52	35	Standard timing ID # 8	01	00000001
53	36	Detailed timing description # 1 Pixel clock ("152.84MHz")	B4	10110100
54	37	# 1 Pixel clock (hex LSB first)	3B	00111011
55	38	# 1 H active ("1920")	80	10000000
56	39	# 1 H blank ("330")	4A	01001010
57	3A	# 1 H active : H blank	71	01110001
58	3B	# 1 V active ("1080")	38	00111000
59	3C	# 1 V blank ("52")	34	00110100
60	3D	# 1 V active : V blank	40	01000000
61	3E	# 1 H sync offset (80")	50	01010000
62	3F	# 1 H sync pulse width ("54")	36	00110110
63	40	# 1 V sync offset : V sync pulse width ("6 : 8")	68	01101000
64	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
65	42	# 1 H image size ("344 mm")	58	01011000
66	43	# 1 V image size ("193 mm")	C1	11000001
67	44	# 1 H image size : V image size	10	00010000
68	45	# 1 H boarder ("0")	00	00000000
69	46	# 1 V boarder ("0")	00	00000000
70	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
71	48	Detailed timing description # 2	00	00000000
72	49	# 2 Flag	00	00000000
73	4A	# 2 Reserved	00	00000000
74	4B	# 2 ASCII string Model name	FE	11111110
75	4C	# 2 Flag	00	00000000
76	4D	# 2 Character of Model name ("N")	4E	01001110
77	4E	# 2 Character of Model name ("1")	31	00110001
78	4F	# 2 Character of Model name ("5")	35	00110101
79	50	# 2 Character of Model name ("6")	36	00110110
80	51	# 2 Character of Model name ("H")	48	01001000
81	52	# 2 Character of Model name ("C")	43	01000011
82	53	# 2 Character of Model name ("A")	41	01000001
83	54	# 2 Character of Model name ("-")	2D	00101101
84	55	# 2 Character of Model name ("E")	45	01000101
85	56	# 2 Character of Model name ("A")	41	01000001

10 May 2022 Version 3.3 31 / 50

The copyright belongs to InnoLux. Any unauthorized use is prohibited.






Byte #(decimal)	57	# 2 Character of Model name ("B")	42	01000010
86	58	# 2 New line character indicates end of ASCII string	0A	00001010
87	59	# 2 Padding with "Blank" character	20	00100000
88	5A	Detailed timing description # 3	00	00000000
89	5B	# 3 Flag	00	00000000
90	5C	# 3 Reserved	00	00000000
91	5D	# 3 ASCII string Vendor	FE	11111110
92	5E	# 3 Flag	00	00000000
93	5F	# 3 Character of string ("C")	43	01000011
94	60	# 3 Character of string ("M")	4D	01001101
95	61	# 3 Character of string ("N")	4E	01001110
96	62	# 3 New line character indicates end of ASCII string	0A	00001010
97	63	# 3 Padding with "Blank" character	20	00100000
98	64	# 3 Padding with "Blank" character	20	00100000
99	65	# 3 Padding with "Blank" character	20	00100000
100	66	# 3 Padding with "Blank" character	20	00100000
101	67	# 3 Padding with "Blank" character	20	00100000
102	68	# 3 Padding with "Blank" character	20	00100000
103	69	# 3 Padding with "Blank" character	20	00100000
104	6A	# 3 Padding with "Blank" character	20	00100000
105	6B	# 3 Padding with "Blank" character	20	00100000
106	6C	Detailed timing description # 4	00	00000000
107	6D	# 4 Flag	00	00000000
108	6E	# 4 Reserved	00	00000000
109	6F	# 4 ASCII string Model Name	FE	11111110
110	70	# 4 Flag	00	00000000
111	71	# 4 Character of Model name ("N")	4E	01001110
112	72	# 4 Character of Model name ("1")	31	00110001
113	73	# 4 Character of Model name ("5")	35	00110101
114	74	# 4 Character of Model name ("6")	36	00110110
115	75	# 4 Character of Model name ("H")	48	01001000
116	76	# 4 Character of Model name ("C")	43	01000011
117	77	# 4 Character of Model name ("A")	41	01000001
118	78	# 4 Character of Model name ("-")	2D	00101101
119	79	# 4 Character of Model name ("E")	45	01000101
120	7A	# 4 Character of Model name ("A")	41	01000001
121	7B	# 4 Character of Model name ("B")	42	01000010
122	7C	# 4 New line character indicates end of ASCII string	0A	00001010
123	7D	# 4 Padding with "Blank" character	20	00100000
124	7E	Extension flag	00	00000000
125	7F	Checksum	A5	10100101

Version 3.3 10 May 2022 32 / 50






### Appendix. OUTLINE DRAWING



Version 3.3 33 / 50 10 May 2022









Version 3.3 10 May 2022 34 / 50









DRIVER IC, COF/FPC, TCON AND VR LOCATIONS SEE NOTES FOR EXPLANATION

Version 3.3 35 / 50 10 May 2022









FIGURE 1



FIGURE

- 1. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC/COF, T—CON AND VR LOCATIONS.

  2. LVDS/EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.

- 3-1. MODULE FLATNESS SPEC (0.5) mm MAX. (SEE FIGURE 1).
  3-2. MODULE WITH PCB FLATNESS SPEC 3.4 MAX. (SEE FIGURE 2)
  4. "()" MARKS THE REFERENCE DIMENSION.
- 5. LCD HIGHEST PORTION MUST BE TOP POLARIZER AND OTHER LCM MATERIALS MUST BE LOWER THAN TOP POLARIZER. THE SOP SHOULD REFER TO "DN0566762" IN INX
- 6. MEASUREMENT OF THICKNESS MUST BE MEASURED BY CALIPER OR MICROMETER.

Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness : Caliper


2. Height : Height gauge

Version 3.3 36 / 50 10 May 2022






### Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 3.3 10 May 2022 **37 / 50** 








Version 3.3 10 May 2022 38 / 50





It is strongly recommended that cables route around the panel outline, not overlap with the panel outline (including PCB). Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. If any routings across panel outline are needed, we suggest design as below: -Using FFC/FPC to replace cables. Definition -Routing at the right or left area of panel metal rear. -Avoid any routings at the step of panel or A cover. -No interference to panel. -It should not overlap TCON, COF/FPC, Driver IC 6 Interference examination of antenna cable and Web Cam wire


- To prevent panel damage, we suggest using CCD FPC to replace CCD cable
- Using double tape to fix LCM module for no bracket design.



If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.( Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

#### System rear-cover inner surface examination



Definition


Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.

Version 3.3 39 / 50 10 May 2022

The copyright belongs to InnoLux. Any unauthorized use is prohibited.








Version 3.3 10 May 2022 40 / 50

The copyright belongs to InnoLux. Any unauthorized use is prohibited.








Version 3.3 10 May 2022 41 / 50









Version 3.3 42 / 50 10 May 2022












Version 3.3 43 / 50 10 May 2022








Version 3.3 10 May 2022 44 / 50








Version 3.3 10 May 2022 45 / 50





### Appendix. LCD MODULE HANDLING MANUAL



#### Z. I aller Eliting



Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

Version 3.3 10 May 2022 46 / 50





### 3. Do and Don't

### Do:

- Handle with both hands.
- Handle panel at left and right edge.



# Don't :

Lifting with one hand.



Handle at PCBA side.



#### Don't:

Stack panels.



Press panel.



### Don't:

Put foreign stuff onto panel



Put foreign stuff under panel



Version 3.3 10 May 2022 47 / 50





## Don't:

- Paste any material unto white reflector sheet



## Don't:

Pull / Push white reflector sheet



## Don't:

Hold at panel corner.



# Don't:

Twist panel.




Version 3.3 48 / 50 10 May 2022





# Do :

 Hold panel at top edge while inserting connector.



## Don't:

 Press white reflector sheet while inserting connector.



#### Do:

Remove panel protector film starts from pull tape



### Don't:

 Remove panel protector film From film another side.



Version 3.3 10 May 2022 49 / 50





# 



# 



### Don't:

Touch or Press PCBA Area.





Version 3.3 50 / 50 10 May 2022