屏库:全球液晶屏交易中心

 $\langle p \rangle$



PRODUCT SPECIFICATION

Doc. Number:

Tentative Specification

Preliminary Specification

Approval Specification

MODEL NO.: N156HRA SUFFIX: EA1 Rev.C1

Customer: ACER	0
APPROVED BY	SIGNATURE
Name / Title Note :	
Please return 1 copy for your co signature and comments.	nfirmation with your

Approved By	Checked By	Prepared By

Version 3.0

12 June 2020

1 / 49

INNOLUX

群創光電



PRODUCT SPECIFICATION

CONTENTS

1. GENERAL DESCRIPTION	
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	
2.1 CONNECTOR TYPE	
	7
3.1 ABSOLUTE RATINGS OF ENVIRON	MENT
3.2.1 TFT LCD MODULE	
4. ELECTRICAL SPECIFICATIONS	
4.1 FUNCTION BLOCK DIAGRAM	9
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD ELETRONICS SPECIFICA	TION
4.3.2 LED CONVERTER SPECIFICA	TION
4.3.3 BACKLIGHT UNIT	
4.4 DISPLAY PORT INPUT SIGNAL TIMI	NG SPECIFICATIONS16
4.4.1 DISPLAY PORT INTERFACE	
4.4.2 COLOR DATA INPUT ASSIGN	MENT
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	
7. PACKING	
7.1 MODULE LABEL	
7.2 CARTON	
7.3 PALLET	
7.4 UN-PACKAGING METHOD	
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
	IDANCE
Version 3.0	12 June 2020 2 / 49

INNOLUX

群創光電



PRODUCT SPECIFICATION

Version 3.0

12 June 2020

3 / 49

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com





REVISION HISTORY

Version	Date	Page	Description
3.0	May.28,2020	All	Spec Ver. 3.0 was first issued.

Version 3.0

12 June 2020

4 / 49



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156HRA-EA1 is a 15.6" (15.6" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 16,777,216 colors.

1.2 GENERAL SPECIFICATIONS

Item		Specificati	on	Unit	Note	
Screen Size		15.6" diag	onal			
Driver Element		a-si TFT a	ctive matrix			-
Pixel Number		1920 x R.0	G.B. x 1080		pixel	-
Pixel Pitch		0.17925 (H	H) x 0.17925 (V)		mm	-
Pixel Arrangement		RGB verti	cal stripe		<u> </u>	-
Display Colors		16,777,21	6		color	-
Color depth		6bit+FRC				
Transmissive Mode		Normally I	Black		-	-
Surface Treatment		Hard coati	ing (3H), Anti-Glare		-	-
Color Gamut		45%			NTSC	typ
Luminance, White		250			Cd/m2	
Power Consumption		Total 4.97	3W (Max.) @ cell 1.67	′ (Max.)	(1)	
SSC(Internally)	P	SR	GR MBO G-sync			
Not support	Not s	upport	Not support	Not support	Not sup	oport

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv =144 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.

Note (2) Display port interface signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.3 (eDP1.3). There are many optional items described in eDP1.3. If some optional item is requested, please contact us.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	350.36	350.66	350.96	mm	(4)
Module Size	Vertical (V)	215.75	216.25	216.75	mm	(1) (2)
	Thickness (T)	-	3.00	3.20	mm	(2)
Active Area	Horizontal	-	344.16	-	mm	
Active Area	Vertical	-	193.59	-	mm	
	Weight	-	350	365	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.

Note (3) Panel thickness is measured with calipers clamping mylar or tape tightly

Version 3.0

12 June 2020

5/49



INNOLUX 群創光電

PRODUCT SPECIFICATION



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design. Connector Part No.: IPEX-20455-040E-12 User's connector Part No: IPEX-20453-040T-03

Version 3.0

12 June 2020

6 / 49



3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Itom	Symbol	Va	Unit	Note		
Item	Symbol	Min.	Max.	Unit	NOLE	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}		220/2	G/ms	(3),(4),(5)	
Vibration (Non-Operating)	V _{NOP}		1.5	G	(3),(4),(6)	

Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max.

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



Relative Humidity (%RH)

Note (3) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (4) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough

so that the module would not be twisted or bent by the fixture.

Note (5) half sine wave,1 time for each direction of ±X,±Y,±Z

Note (6) 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z

Ve	rsio	n 3	0
vC			\mathbf{U}

12 June 2020

7 / 49

 $\langle P \rangle$



PRODUCT SPECIFICATION

3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
	Cymbol	Min.	Max.	Onic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0

12 June 2020

8 / 49




INNOLUX 群創光電

PRODUCT SPECIFICATION

4. ELECTRICAL SPECIFICATIONS





4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	Lane3_N	Complement Signal Link Lane 3	
4	Lane3_P	True Signal Link Lane 3	
5	H_GND	High Speed Ground	
6	Lane2_N	Complement Signal Link Lane 2	
7	Lane2_P	True Signal Link Lane 2	
8	H_GND	High Speed Ground	
9	Lane1_N	Complement Signal Link Lane 1	
10	Lane1_P	True Signal Link Lane 1	
11	H_GND	High Speed Ground	
12	Lane0_N	Complement Signal Link Lane 0	
13	Lane0_P	True Signal Link Lane 0	
14	H_GND	High Speed Ground	
15	AUX_CH_P	True Signal Auxiliary Channel	
16	AUX_CH_N	Complement Signal Auxiliary Channel	
17	H_GND	High Speed Ground	
18	VCCS	LCD logic and driver power	
19	VCCS	LCD logic and driver power	
20	VCCS	LCD logic and driver power	
21	VCCS	LCD logic and driver power	
22	NC	No Connection (Reserved for LCD test)	
Versior	n 3.0	12 June 2020	9 / 49


 \oslash



PRODUCT SPECIFICATION

23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	GND	Ground	
27	HPD	Hot Plug Detect	
28	BL_GND	Backlight ground	
29	BL_GND	Backlight ground	
30	BL_GND	Backlight ground	
31	BL_GND	Backlight ground	
32	LED_EN	BL_Enable Signal of LED Converter	
33	LED_PWM	PWM Dimming Control Signal of LED Converter	
34	NC	No Connection (Reserved for LCD test)	
35	NC	No Connection (Reserved for LCD test)	
36	LED_VCCS	Backlight power	
37	LED_VCCS	Backlight power	
38	LED_VCCS	Backlight power	
39	LED_VCCS	Backlight power	
40	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



Version 3.0

12 June 2020

10/49

 $\langle p \rangle$



PRODUCT SPECIFICATION

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		V _{RP}	-	-	100	mV	(1)
Inrush Current	Inrush Current		-	-	1.5	А	(1),(2)
Dower Supply Current	Mosaic	lcc	-	461	507	mA	(3)a
Power Supply Current	Black		-	452	497	mA	(3)
HPD Impedance		R _{HPD}	30K			ohm	(4)
HPD	High Level		2.25	-	3.6	V	(5)
וורט	Low Level		0	-	0.8	V	(5)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH} : the maximum current when VCCS is rising

IIS: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



Version 3.0


12 June 2020

11 / 49



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 144$ Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

Version 3.0

12 June 2020

12 / 49

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

 $\langle p \rangle$



PRODUCT SPECIFICATION


4.3.2 LED CONVERTER SPECIFICATION

Paran	notor	Symphol		Value		Unit	Note
Paran	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ILED _{RUSH}	-	-	1.5	А	(1)	
LED EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	Ŷ	(4)
LED_EN Ir	npedance	R _{LED_EN}	30K	-		ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5.0	V	(4)
PWW Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Im	pedance	R _{PWM}	30K -			ohm	(4)
PWM Control Duty F	Ratio		5		100	%	(5)
PWM Control F Voltage	VPWM_pp		<u> </u>	100	mV		
PWM Control Freque	f _{PWM}	190	-	10K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	-	264	275	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.




Version 3.0

12 June 2020



VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.


PWM control frequency f_{PWM} should be in the range

$$(N+0.33) * f \le f_{PWM} \le (N+0.66) * f$$

N : Integer $(N \ge 3)$

f : Frame rate

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.


Version 3.0	12 June 2020	14 / 49



4.3.3 BACKLIGHT UNIT

					la	$a = 25 \pm 2 ^{\circ}C$
Demonster	0		Value		1.1	Nista
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	27	29	30	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	IL		88		mA	(1)(2)(Duty100%)
Power Consumption	PL		2.552	2.64	W	(3)
LED Life Time	L _{BL}	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) PL = IL ×VL (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = $25 \pm 2 \text{ oC}$ and IL = 22mA (Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 3.0

12 June 2020

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

 $\langle P \rangle$



 $\langle P \rangle$


PRODUCT SPECIFICATION

4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1) (4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0	
-------------	--

12 June 2020

16 / 49





4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the **8-bit** gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

										-		D	ata		nal										
	Color				Re								Gre								Bl				
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:		\mathbf{x}	:	11	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	÷	1	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:-	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 3.0

12 June 2020

17 / 49





4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Refresh Ra	te 144Hz						
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	337.57	342.06	346.55	MHz	-
	Vertical Total Time	TV	1138	1142	1146	ТН	-
	Vertical Active Display Period	TVD	1080	1080	1080	ТН	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	62	TV-TVD	ТН	-
DE	Horizontal Total Time	ТН	2060	2080	2100	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	тнв	TH-THD	160	TH-THD	Тс	-

Refresh rate 60Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	338.17	342.06	345.74	MHz	(1)
	Vertical Total Time	TV	2736	2740	2744	ΤН	(1)
	Vertical Active Display Period	TVD	1080	1080	1080	ТН	(1)
	Vertical Active Blanking Period	TVB	TV-TVD	1660	TV-TVD	ΤН	(1)
DE	Horizontal Total Time	ТН	2060	2080	2100	Тс	(1)
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	(1)
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Тс	(1)

Note (1) The panel can operate at 144Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 144Hz refresh rate. We can only assure the panel's electrical function at power saving mode.

INPUT SIGNAL TIMING DIAGRAM



The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com


INNOLUX

群創光電



PRODUCT SPECIFICATION

4.6 POWER ON/OFF SEQUENCE



Version 3.0

12 June 2020

19 / 49

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com



Timing Specifications:

Parameter	Description	Reqd.	Va Min	lue	Unit	Notes
t1	Power rail rise time, 10% to	By Source	0.5	Max 10	ms	_
t2	90% Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80*	-	ms	Source must assure display video is stable*: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50*	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	_
Version 3.0	0	12 June	2020			20 / 49



t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

Note (1) Please don't plug or unplug the interface cable when system is turned on.

Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:

- Upon LCDVCC power-on (within T2 max)

- When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0

12 June 2020

21 / 49

 $\langle p \rangle$



PRODUCT SPECIFICATION

5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{cc}	3.3	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERIS				
LED Light Bar Input Current	ΙL	88	mA		

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-	-	(2), (5),(7)
Response Time	2	T _R		- \	11	14	ms	(3),(7)
	.	T _F		-	9 11		ms	
Average Lumin	ance of White	Lave		212	250	-	cd/m ²	(4), (6),(7)
	Red	Rx	θ _x =0°, θ _Y =0°		0.590		-	
	INEU	Ry	Viewing Normal Angle		0.350		-	
	Green	Gx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.330		-	
Color	Green	Gy	Viewing Normal Angle	Тур —	0.555	Тур +	-	(1),(7)
Chromaticity	Blue	Bx		0.03	0.153	0.03	-	(1),(7)
	Dide	By			0.119		-	
	White	Wx			0.313		-	
	vvnite	Wy			0.329		-	
NT	SC	CG		42	45		%	(5),(7),(8)
Cross	s talk	СТ		-	-	4	%	(5),(7),(9)
	Horizontal	θ_{x} +		80 89		-		
	Honzontai	θ _x -		80	89	-	Dee	(1),(5),
Viewing Angle	Mantinal	θ_{Y} +	CR≥10	80	89	-	Deg.	(7)
	Vertical	θ _Y -		80	89	-		
White Variation	of 5 Points	δW_{5p}	θ _x =0°, θ _Y =0°	80	-	-	%	(5),(6), (7)
Free sync	White	FS_W	θ _x =0°, θ _Y =0°			0.03	Nits/Hz	(1),(5),
	Gray(50%) FS _G		$\sigma_{\rm X}$ -0 , $\sigma_{\rm Y}$ -0			0.04	11115/112	(6),(10)
(G sync)	GS	θ _x =0°, θ _Y =0°				-45	dB	(1),(5), (7),(11)


Version 3.0

12 June 2020


INNOLUX



PRODUCT SPECIFICATION



Note (3) Definition of Response Time (T_R, T_F) :



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

L_{AVE} = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Ver	sion	3.0

12 June 2020


23 / 49





Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points

 $\delta W_{5p} = {Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]}*100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0	12 June 2020	24 / 49
-------------	--------------	---------

INNOLUX

群創光電



PRODUCT SPECIFICATION

Note (8) Definition of color gamut (C.G%):


C.G%= Area (R, G, B) / Area (R₀, G₀, B₀,)* 100%

R₀, G₀, B₀: CIE1931 coordinates of red, green, and blue defined by NTSC.

R, G, B: CIE1931 coordinates of red, green, and blue in module at 255 gray level.

Area (R_0, G_0, B_0) : Area of the triangle defined by coordinate R_0, G_0, B_0 .

Area(R, G, B): Area of the triangle defined by coordinate R, G, B




Note (9) Cross Talk (CT):


CT=
$$|Y_B - Y_A| / Y_A \times 100\%$$

Where

Y_A=Luminance of measured location in left figure

Y_B=Luminance of measured location in right figure





Note(10) Free Sync (FS):

FS= | L(144)-L(60) | / (F(144)-F(60))

L(x): Luminance of x Hz

F(x): x Hz frame rate

Note(11) G-sync describes the flicker under the 50% gray level at the lowest frame rate. The flicker defind by JEITA method.

Version 3.0	12 June 2020

25 / 49

肩库:全球液晶屏交易中心

 $\langle P \rangle$



PRODUCT SPECIFICATION

6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour \leftrightarrow 60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	(1) (2)
High Temperature & High Humidity Storage Test	40°C, 90% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of $\pm X, \pm Y, \pm Z$	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0

12 June 2020

26 / 49

INNOLUX

群創光電




PRODUCT SPECIFICATION

7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted or printed on each module as illustration, and its definitions are as following explanation.



Version 3.0

12 June 2020

27 / 49


 \oslash




PRODUCT SPECIFICATION

7.2 CARTON

Box Dimensions : 500(L)*370(W)*270(H)
 20 modules/Carton





Version 3.0

12 June 2020


28 / 49

 $\langle p \rangle$




PRODUCT SPECIFICATION

7.3 PALLET



Sea & Land Transportation

Air Transportation



Version 3.0

12 June 2020

29 / 49

INNOLUX

群創光電



PRODUCT SPECIFICATION






Figure. 7-4 un-packing method

Version 3.0

12 June 2020

30 / 49





8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0

12 June 2020

31 / 49





Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the

VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value	Value
	00	Header	(hex) 00	(binary) 00000000
1	00	Header	FF	11111111
2	01	Header	FF	11111111
3	02	Header	FF	11111111
4	03		FF	11111111
5		Header	FF	11111111
6	05	Header	FF	11111111
7	06 07	Header Header	00	00000000
8	07		00 0D	00000000
9		EISA ID manufacturer name ("CMN")	AE	10101110
10	09	EISA ID manufacturer name		00100001
10	0A	ID product code (LSB)	21	000100001
11	0B	ID product code (MSB)	15 00	
		ID S/N (fixed "0")		00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16		Week of manufacture (fixed week code)	09	00001001
17	11	Year of manufacture (fixed year code)	1E	00011110
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21		Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Continous")	03	00000011
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	28	00101000
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	65	01100101
27	1B	Rx=0.59	97	10010111
28	1C	Ry=0.35	59	01011001
29	1D	Gx=0.33	54	01010100
30	1E	Gy=0.555	8E	10001110
31	1F	Bx=0.153	27	00100111
32	20	By=0.119	1E	00011110
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001
Versi	on 3.0	12 June 2020	32	2 / 49



INNOLUX 群創光電

PRODUCT SPECIFICATION

40			0.1	00000000
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("342.06"MHz, According to VESA CVT Rev1.4)	9E	10011110
55	37	# 1 Pixel clock (hex LSB first)	85	10000101
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("62")	3E	00111110
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("10 :5")	A5	10100101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 10 : 5")	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("193 mm")	C1	11000001
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71		# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol	18	00011000
/ 1	47	Negatives	10	00011000
72	48	Detailed timing description # 2 Pixel clock ("342.06MHz")	9E	10011110
73	49	# 2 Pixel clock (hex LSB first)	85	10000101
74	4A	# 2 H active ("1920")	80	1000000
75	4B	# 2 H blank ("160")	A0	10100000
76	4C	# 2 H active : H blank	70	01110000
77	4D	# 2 V active ("1080")	38	00111000
78	4E	# 2 V blank ("1660")	7C	01111100
	4F	# 2 V active : V blank	46	01000110
79				00110000
	50	# 2 H sync offset ("48")	30	00110000
79	50 51	# 2 H sync offset ("48") # 2 H sync pulse width ("32")	30 20	
79 80				0010000
79 80 81	51	# 2 H sync pulse width ("32")	20	00100000
79 80 81 82	51 52	 # 2 H sync pulse width ("32") # 2 V sync offset : V sync pulse width ("10 : 5") # 2 H sync offset : H sync pulse width : V sync offset : V sync width 	20 A5	00110000 00100000 10100101 00000000 01011000

Version 3.0

12 June 2020

33 / 49



86	56	# 2 H image size : V image size	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	# 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("5")	35	00110101
116	74	# 4 Character of Model name ("6")	36	00110110
117	75	# 4 Character of Model name ("H")	48	01001000
118	76	# 4 Character of Model name ("R")	52	01010010
119	77	# 4 Character of Model name ("A")	41	01000001
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("E")	45	01000101
122	7A	# 4 Character of Model name ("A")	41	01000001
123	7B	# 4 Character of Model name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	E3	11100011

Version 3.0


12 June 2020

34 / 49





Appendix. OUTLINE DRAWING



NOTES:

NOTES: 1.IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC/COF, T-CON AND VR LOCATIONS. 2.LVDS/EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE. 3.MODULE FLATNESS SPEC (0.5mm) MAX. 4."()"MARKS THE REFERENCE DIMENSION. 5.LCD HIGHEST PORTION MUST BE TOP POLARIZER AND OTHER LCM MATERIALS MUST BE LOWER THAN TOP POLARIZER. THE SOP SHOULD REFER TO "DN0566762" IN INX. 6.MEASUREMENT OF THICKNESS MUST BE MEASURED BY CALIPER OR MICROMETER.

Version 3.0


12 June 2020

35 / 49

 \oslash




PRODUCT SPECIFICATION





Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 3.0

12 June 2020

37 / 49



B1 /-Protrusion					
	Protrusion B2				
Definition	Gap between panel & protrusions is needed to prevent shock test failure. Because protrusions with small gap may hit panel during the test. Issue such as cell crack, abnormal display may occur. The gap should be large enough to absorb the maximum displacement during the test. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.				
3	Design gap C between system front-cover & panel surface.				
LCD 1 Backlight Panel rear-cover					
	C System front-cover				
	LCD System rib higher than LCD module System rear-cover				
Definition	Backlight than LCD module System rear-cover				

Version 3.0

12 June 2020

38 / 49




PRODUCT SPECIFICATION

	D1 System front-cover LCD Backlight D2 PCB with components				
Definition Same as point 2 and 3, but focus on PCBA side.					
5	Interference examination of antenna cable and WebCam wire				
Definition	Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.				
6	Interference examination of antenna cable and Web Cam wire				
	System Rear-cover Sponge Wire/Cable Panel Outline sponge require higher antenna cable or Web Cam wire				
If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.(Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC) Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.					
7 System rear-cover inner surface examination					

 $\langle p \rangle$




PRODUCT SPECIFICATION



 $\langle p \rangle$



PRODUCT SPECIFICATION




Version 3.0

41 / 49

 $\langle p \rangle$



PRODUCT SPECIFICATION



Version 3.0

12 June 2020

42 / 49



PRODUCT SPECIFICATION

	6 Polarizer edge				
	to LCD AA CF Pol-Outline				
Definition	 For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear. Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately. The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area. Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline"). Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference. 				
16	Color of system front-cover material				
	LCD Backlight Backlight LCD Backlight System rear-cover				
	LCD Backlight System rear-cover				
Definition	To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.				
	17 Inspection spec of gap E between system front-cover to LCD module surface				


Version 3.0

12 June 2020

43 / 49



PRODUCT SPECIFICATION



Version 3.0

12 June 2020

44 / 49

INNOLUX

群創光電



PRODUCT SPECIFICATION

Appendix. LCD MODULE HANDLING MANUAL

Purpose	incorrect han This manual p Any person w in this manua	prepared to prevent panel dys dling procedure. provides guide in unpacking and ha hich may contact / related with pan I to prevent panel loss.	ndling steps.
1.	Unpacking	Open carton	Remove EPE Cushion
Ope	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting	U	

Version 3.0

12 June 2020

45 / 49

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com

屏库:全球液晶屏交易中心





PRODUCT SPECIFICATION




Version 3.0

12 June 2020

46 / 49



PRODUCT SPECIFICATION



Version 3.0

12 June 2020

47 / 49







Version 3.0

12 June 2020

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com





Remove panel protector film starts from pull tape



Don't :

- Remove panel protector film From film another side.



- Touch or Press PCBA Area.





Version 3.0

12 June 2020

49 / 49

The copyright belongs to InnoLux. Any unauthorized use is prohibited.

One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com